In addition to programmable command and interface timings, the memory controller supports a fine grained, phase advance/delay mechanism to enable Clock/Data/DQS and DM interface timing adjustment and ...